



FQP13N50/FQPF13N50

500V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 12.5A, 500V, $R_{DS(on)} = 0.43\Omega$ @V_{GS} = 10 V Low gate charge (typical 45 nC)
- Low Crss (typical 25 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Parameter		FQP13N50	FQPF13N50	Units
Drain-Source Voltage		500		V
Drain Current - Continuous (T _C = 25°C)		12.5	12.5 *	Α
- Continuous (T _C = 100°C)	7.9	7.9 *	Α
Drain Current - Pulsed	(Note 1)	50	50 *	Α
Gate-Source Voltage		± 30		V
Single Pulsed Avalanche Energy	(Note 2)	810		mJ
Avalanche Current	(Note 1)	12.5		Α
Repetitive Avalanche Energy	(Note 1)	17		mJ
Peak Diode Recovery dv/dt		4.5		V/ns
Power Dissipation (T _C = 25°C)		170	56	W
- Derate above 25°C		1.35	0.45	W/°C
Operating and Storage Temperature Range		-55 to +150		°C
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300		°C
	Drain-Source Voltage Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C) Drain Current - Pulsed Gate-Source Voltage Single Pulsed Avalanche Energy Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt Power Dissipation (T _C = 25°C) - Derate above 25°C Operating and Storage Temperature Range Maximum lead temperature for soldering put		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

^{*} Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Symbol Parameter		FQPF13N50	Units
$R_{\theta JC}$	R _{0JC} Thermal Resistance, Junction-to-Case		2.23	°C/W
R _{0CS} Thermal Resistance, Case-to-Sink		0.5		°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°	C	0.48		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 400 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} =10 V, I _D =6.25 A		0.33	0.43	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 50 V, I _D = 6.25 A (Note	4)	10		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		1800 245 25	2300 320 35	pF pF pF
	ng Characteristics					
t _{d(on)}	Turn-On Delay Time	V 050 V 1 10 1 A		40	90	ns
t _r	Turn-On Rise Time	$V_{DD} = 250 \text{ V}, I_{D} = 13.4 \text{ A},$ $R_{G} = 25 \Omega$		140	290	ns
t _{d(off)}	Turn-Off Delay Time	NG - 23 22		100	210	ns
t _f	Turn-Off Fall Time	(Note 4,	5)	85	180	ns
Qg	Total Gate Charge	V _{DS} = 400 V, I _D = 13.4 A,		45	60	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		11		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		22		nC
Drain-S	ource Diode Characteristics a	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current				12.5	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F	Pulsed Drain-Source Diode Forward Current			50	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_{S} = 12.5 \text{ A}$			1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = 13.4 \text{ A,}$		290		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$ (Note	4)	2.6		μС

- **Notes:** 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 9.3mH, I $_{AS}$ = 12.5A, V $_{DD}$ = 50V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C 3. I $_{SD}$ \leq 13.4A, di/dt \leq 200A/ μ s, V $_{DD}$ \leq BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width \leq 300 μ s, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2002 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9-1. Maximum Safe Operating Area for FQP13N50




Figure 9-2. Maximum Safe Operating Area for FQPF13N50




Figure 10. Maximum Drain Current vs. Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for FQP13N50






Figure 11. Transient Thermal Response Curve for FQPF13N50


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franch	nise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.